PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Jau-Wen Chen et al.)
)
Filed: October 1, 2003)
)
For: **SUBSTRATE-BIASED I/O AND POWER ESD PROTECTION CIRCUITS IN DEEP-SUBMICRON TWIN-WELL PROCESS**)
)
Atty Docket No.: Case 03-0717)

Certificate of Mailing by "Express Mail"

Mailing Label Number: EL966273565US
Date of Deposit: October 1, 2003

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office Box Addressee" service under 35 CFR 1.10 on the date indicated above and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

James R. Foley, Reg. No. 39,979

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

In accordance with Applicant's duty of candor under 37 CFR §1.56 and in compliance with 37 CFR §1.97 and §1.98, Applicant is not aware of any material prior art but, in an abundance of caution and candor, Applicant submits the present Information Disclosure Statement including the attached Form PTO-1449. Copies of the listed references are included herewith.. This Information Disclosure Statement and the enclosures constitute a bona fide attempt to comply with 37 CFR §1.97 and §1.98.

This Information Disclosure Statement is being filed along with the patent application and constitutes a bona fide attempt to comply with 37 CFR §1.97 and §1.98.

Respectfully submitted,

Date: October 1, 2003

By: _____
James R. Foley, Reg. No. 39,979
Attorney for Applicant
TREXLER, BUSHNELL, GIANGIORGI,
& BLACKSTONE, LTD.
105 West Adams Street, 36th Floor
Chicago, Illinois 60603-6299
Tel: (312) 704-1890

Form PTO-1449 (Rev. 2-83)

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. 03-0717

SERIAL NO. Not Yet Assigned

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use several sheets if necessary)

APPLICANTS: Jau-Wen Chen et al.

FILING DATE: October 1, 2003

GROUP Not Yet Assigned

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
		6 4 6 9 3 5 4	10/22/02	Hirata			

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION Y	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, etc.)

			"ESD in Silicon Integrated Circuits", Design Concepts, Chapter 4, Section 2, p 69-71, pre-2003.
			Duvvury, C., "ESD On-Chip Protection in Advanced Technologies", 1999 ESD tutorial, Orlando, Florida, September 26, 1999.
			Duvvury, C et al., "Advanced CMOS Protection Device Trigger Mechanisms During CDM", EOS/ESD Symposium, 1995.

EXAMINER

DATE CONSIDERED

***EXAMINER:** Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

566605